Teaching Diary
2018-19

Radar Systems

Digital Signal Processors & Architecture

Sl. No.	DATE	PERIOD	TOPICS TAUGHT	REMARKS
1.	24/12/18	3rd	Introduction to digital signal	
2.			procesing.	
2.	27/12/18	2nd	The sampling process	
	27/12/18	2nd	Discreate time sequences.	
3.	29/12/18	1st, 3rd, 1st	DFT.	
4.	05/01/19	1st, 3rd	FFT	
5.	08/01/19	2nd	LTI system.	
6.	10/01/19	1st	Digital filters.	
7.	17/01/19	1st	Decimation & interpolation.	
8.	19/01/19	1st	No. formats for DSP signals	
			and coefficients.	
9.	22/01/19	2nd	Dynamic range & precision.	
	22/01/19	2nd.	Sources of errors in DSP systems	
10.	31/01/19	1st	A/D conversion errors.	
11.	02/02/19	1st	D/A Conversion errors.	
12.	04/02/19	3rd	DSP computational errors.	
	04/02/19	3rd	Compensating filter.	
13.	05/02/19	2nd	Architecture for programmable	
			DSP devices.	
14	07/02/19	1st	Basic architectural features	
15	07/02/19	1st	DSP computational Building	
	09/02/19	1st	Blocks.	
15	11/02/19	3rd	Bus architecture & memory	
	11/02/19	3rd	Data addressing capabilities.	
16.	12/02/19	2nd	address generation unit.	
	12/02/19	2nd	programmability &	
	12/02/19	2nd	program execution	
	12/02/19	2nd	Speed issues.	
17	14/02/19	1st	features for external	
			interfacing.	
	14/02/19	1st	programmable digital	
			Signal Processors.	
			commerical digital signal	

Lecturer H.O.D. Principal

Sl. No.	DATE	PERIOD	TOPICS TAUGHT	REMARKS
	21/2/19		Processing devices.	
18	22/02/19	1st	data addressing modes of TMS320C54xx processors	
19.	23/02/19	1st	memory space of TMS320C54xx processors.	
20.	25/02/19	3rd	Program control.	
21.	26/02/19	2nd	TMS320C54xx instructions &	
	28/02/19	1st	programming.	
22.	02/03/19	1st	onchip peripherals.	
	02/03/19	1st	Interrupts of TMS320C54xx processors.	
23	05/03/19	2nd	pipline operation of TMS320C54 processor.	
24	07/03/19	1st	~~analog devices~~ Interfacing memory & I/O peripherals. to programmable dsp devices.	
25	09/03/19	1st	memory space organization	
26	11/03/19	3rd	External bus interfacing signals	
27	12/03/19	2nd	memory interface Vs I/O interface	
28	14/03/19	1st	programmed I/O interrupts.	
29	16/3/19	1st	I/O direct memory access.	
30	18/3/19	3rd	Analog devices family of dsp devices.	
31	19/3/19	2nd	ALU and MAC block diagram.	
32	23/3/19	1st	shifter instruction.	
33	25/3/19 – 27/3/19	3rd, 4th	Basic architecture of Adsp2100.	
34	28/3/19 – 30/3/19	1st 1st	higher performance Processor Adsp-2181.	
35	1/4/19 –	3rd, 2nd, 1st	Introduction to blackfin	
	4/4/19		processor.	
36	8/4/19 –	3rd	Introduction to micro signal	
	9/4/19	2nd	architecture.	

Lecturer

H.O.D.

Principal

Sl. No.	DATE	PERIOD	TOPICS TAUGHT	REMARKS
37	11/4/19	1st	Overview of I/O processing units	
	13/4/19	1st	Registers, flags.	
38.	16/4/19	2nd	address arithmetic unit.	
39.	18/4/19	1st	control Basic peripherals.	
40.	20/4/19	1st	Bus architecture and	
			memory.	
41	21/4/19	3rd	revision.	

Lecturer

H.O.D.

Principal

Science & Technology for Women
6C
Educational Society
KHAMMAM